# A Multilevel Buck Converter Based Rectifier With Sinusoidal Inputs and Unity Power Factor for Medium Voltage (4160–7200 V) Applications

Michael Lan Zhang, Bin Wu, Yuan Xiao, Frank A. Dewinter, Senior Member, IEEE, and Reza Sotudeh

*Abstract*—A novel rectifier topology for high power (0.5 to 10 MVA) current source based ac motor drives is proposed. This rectifier is composed of a multi-winding transformer, a multi-level diode rectifier and a modified multi-level buck converter. The rectifier produces near unity input power factor and sinusoidal input current under any operating conditions. In addition, the proposed rectifier features reliable operation and low manufacturing cost. In this paper, the operating principle of the proposed rectifier is introduced. A number of design issues are investigated, which include PWM switching patterns, input power factor and line current harmonic distortion. Some design considerations such as the effect of the line inductance discrepancy on system performance are addressed. Experiments on a 5 kVA/208V four-level prototype are carried out for verification.

*Index Terms*—Buck converter, medium voltage applications, multilevel converters, power factor control.

#### I. INTRODUCTION

**T** N MEDIUM voltage ac motor drives, an SCR rectifier is often used as a front and often used as a front-end converter due to its simple structure and low manufacturing cost [1]-[3]. However, the SCR rectifier injects harmonic currents into the utility grid. In addition, its power factor changes with motor operating conditions. The harmonic currents can be effectively reduced by using a twelve-pulse or eighteen-pulse rectifier configuration [4]. In the twelve-pulse configuration, two units of standard SCR rectifiers are connected to secondary windings of a twelve-pulse transformer. As a result, the fifth, seventh, 17th and 19th harmonic currents are canceled in the primary winding. More harmonics can be canceled when an eighteen-pulse rectifier is used. However, this configuration is unable to compensate the input power factor of the rectifier. The power factor remains low especially when the motor operates under low speeds and light load conditions.

To improve the rectifier input power factor, PWM GTO rectifiers can be employed. The use of PWM techniques has an added advantage of current harmonic elimination [5]–[7]. The GTO rectifier requires a three-phase capacitor bank connected

Rockwell Automation Canada, Inc., Cambridge, ON N1R 5X1, Canada.

R. Sotudeh is with the Department of Electrical Engineering, University of Hertfordshire, Hatfield, Hertfordshire AL10 9AB, UK.

Digital Object Identifier 10.1109/TPEL.2002.805600

at its input terminals to assist the commutation of the GTO devices. However, the capacitor may be resonated with the line inductance under certain operating conditions. For example, the LC resonance might be excited by the harmonic currents produced by the rectifier, causing overvoltages. In high power applications where the equivalent damping resistance of the rectifier and utility line might be very low, some measures must be taken to suppress or eliminate the possible resonances [8].

In order to solve the above-mentioned problems, a novel current source rectifier is proposed. Fig. 1 shows a two-level buck converter based rectifier, which is composed of a multiwinding transformer, two diode rectifiers and a modified two-level buck converter. The transformer has two secondary windings with a phase shift of 30° between each other. Such an arrangement can be used to cancel low order harmonic currents generated by the diode rectifiers. The GTO buck converter provides an adjustable dc current to its load which can be a current source inverter for ac motor drives. In this paper, the two-level and three-level configurations will be introduced, followed by a detailed analysis of a four-level topology.

The proposed rectifier topologies have the following potential features.

• **Sinusoidal line current.** This is due to the use of the multiwinding transformer and multi-level diode rectifier. The dominant low order harmonic currents will be canceled by the multilevel topology and therefore will not appear in the transformer primary winding. As a result, a nearly sinusoidal line current can be achieved.

• Near unity input power factor. The input power factor is defined as a product of displacement power factor (DPF) and distortion factor (DF). Since the displacement power factor of the diode bridge rectifier is close to unity and the distortion factor is also close to unity due to the sinusoidal line current, a near unity input power factor can be obtained under any operating conditions.

• No harmonic resonance. The proposed rectifier does not require any power factor compensators or harmonic filters. As a result, resonances caused by the filters or power factor compensation capacitors used in the six-pulse or twelve-pulse SCR/GTO rectifier topologies are practically eliminated.

• Small size of dc link choke. In the proposed topology, the switching frequency of each GTO device is low, typically 360 Hz. However, the equivalent switching frequency at the output of the rectifier is much high, for example, 1440 Hz in the four-level configuration. The size of the dc link choke, therefore, can be reduced accordingly.

Manuscript received September 21, 2000; revised May 1, 2002. Recommended by Associate Editor L. Moran.

M. L. Zhang and B. Wu are with the Department of Electrical and Computer Engineering, Ryerson Polytechnic University, Toronto, ON M5B 2K3, Canada. Y. Xiao and F. Dewinter are with the Power Electronics R&D Department,



Fig. 1. Block diagram of proposed two-level buck converter based rectifier.

• No voltage sharing problems. In medium voltage applications, switching devices are usually connected in series to withstand the voltage. Measures should be taken to ensure equal voltage sharing among the devices both in dynamic and steady state. In the proposed rectifiers, no devices are connected in series because of the multi-level configuration.

It should be pointed out that the proposed topology requires a transformer. This may not be considered as a disadvantage in many applications. For example, in retrofit or new applications where a standard (off-the-shelf) ac motor is used, an isolation transformer between the utility supply and front-end converter is usually required to eliminate voltage stress on the motor [9], [10]. The transformer used in the proposed rectifier serves the same purpose in addition to the harmonic cancellation. Therefore, the proposed rectifier is particularly suitable for this type of applications.

#### II. MULTI-LEVEL RECTIFIERS AND HARMONIC ELIMINATION

#### A. Two-Level Buck Converter Based Rectifier

Fig. 1 shows a two-level buck converter based rectifier for use in current source fed induction motor drives. As discussed earlier, the transformer has one primary winding  $(W_p)$  and two secondary windings  $(W_{s1} \text{ and } W_{s2})$ . It is assumed that the transformer is ideal and the two rectifiers are identical and threephase balanced. It is also assumed that the transformer has the turns ratio that makes the secondary line-to-line voltages equal to half of the primary line-to-line voltages. This turns ratio ensures that the total dc voltage produced by the two rectifiers in series is the same as that of a single unit of three-phase diode rectifier directly connected to the utility grid.

The transformer windings are connected in such a way that the top secondary winding  $W_{s1}$  does not produce any phase shift with respect to the primary winding while the bottom winging  $W_{s2}$  generates a 30° phase shift. Due to the use of diode rectifiers, the secondary currents  $i_{a1}$  and  $i_{a2}$  are distorted, but they do not contain even or triplen harmonics. These two currents can be expressed as

$$i_{a1} = I_1 \sin \omega t + I_5 \sin 5\omega t + I_7 \sin 7\omega t + I_{11} \sin 11\omega t + \dots + I_n \sin n\omega t + \dots,$$

$$i_{a2} = I_1 \sin(\omega t + 30^\circ) + I_5 \sin 5(\omega t + 30^\circ) + I_7 \sin 7(\omega t + 30^\circ) + I_{11} \sin 11(\omega t + 30^\circ) + \cdots + I_n \sin n(\omega t + 30^\circ) + \cdots$$
(1)



Fig. 2. Block diagram of proposed three-level rectifier.

where  $I_n$  is the amplitude of *n*th harmonic, n = 1, 5, 7, 11, 13, 17, 19, ...

The line current  $i_A$  can be calculated by

$$i_A = i'_{a1} + i'_{a2} \tag{2}$$

where  $i'_{a1}$  and  $i'_{a2}$  are the two secondary currents,  $i_{a1}$  and  $i_{a2}$ , referred to the primary side, respectively. Since there is no phase shift between  $W_{s1}$  and  $W_p$ , the referred primary current  $i'_{a1}$  is identical to the secondary current  $i_{a1}$  except that its magnitude is reduced by half due to the transformer turns ratio, that is

$$i'_{a1} = \frac{1}{2} \left[ I_1 \sin \omega t + I_5 \sin 5\omega t + I_7 \sin 7\omega t + I_{11} \sin 11\omega t + \cdots \right].$$
(3)

Let's now consider the other primary current  $i'_{a2}$ . All the positive-sequence current components (n = 1, 7, 13, ...) in  $i'_{a2}$  are 30° behind their corresponding positive-sequence currents in  $i_{a2}$  whereas all the negative-sequence components (n = 5, 11, 17, ...) in  $i'_{a2}$  are 30° ahead of their counterparts in the secondary winding (refer to Appendix I for details). The current  $i'_{a2}$  can be expressed as

$$i'_{a2} = \frac{1}{2} \left[ I_1 \sin(\omega t + 30^\circ - 30^\circ) + I_5 \sin(5\omega t + 150^\circ + 30^\circ) + I_7 \sin(7\omega t + 210^\circ - 30^\circ) + I_{11} \sin(11\omega t + 330^\circ + 30^\circ) + \cdots \right]$$
  
=  $\frac{1}{2} \left[ I_1 \sin \omega t + I_5 \sin(5\omega t + 180^\circ) + I_7 \sin(7\omega t + 180^\circ) + I_{11} \sin 11\omega t + \cdots \right].$  (4)

Substituting (4) and (5) into (2) yields

$$i_A = i'_{a1} + i'_{a2}$$
  
=  $I_1 \sin \omega t + I_{11} \sin 11\omega t + I_{13} \sin 13\omega t + \cdots$  (5)

Equation (5) shows that two dominant current harmonics, the fifth and seventh, are eliminated due to the transformer connection. The other harmonic components (up to the 35th) and their corresponding phase angles are also calculated and listed in Table I.

# B. Three-Level Buck Converter Based Rectifier

A typical three-level rectifier topology is shown in Fig. 2, where a transformer with three secondary windings having a

2 n	Two-level Rectifier (Fig. 1)			Three-level Rectifier (Fig. 2)			Four-level Rectifier (Fig. 3)			
	∠I <sub>al</sub> '	∠I <sub>a2</sub> '	<i>i<sub>A</sub>=i<sub>a1</sub></i> '+ <i>i<sub>a2</sub></i> '	∠I <sub>a2</sub> '	∠I <sub>a3</sub> '	$i_A = i_{a1}' + i_{a2}' + i_{a3}'$	∠l <sub>a2</sub> '	$\angle I_{a3}$	∠l <sub>ai</sub> '	<i>i<sub>A</sub>=i<sub>a1</sub></i> '+ <i>i</i> <sub>a2</sub> + <i>i<sub>a3</sub></i> '+ <i>i<sub>a4</sub>'</i>
1	ωt	ωt	Isinwt	ωt	ωt	Isinwt	ωt	ωt	ωt	l <sub>i</sub> sinwt
5	5 wt	5 wt+180 °	0	5 wt+120 °	5 wt+240 °	0	5 wt+90°	5 wt+180 °	5 @t+270 °	0
7	7 wt	7 wt+180 °	0	7 wt+120 °	7 wt+240 °	0	7 wt+90 °	7 wt+180 °	7 wt+270 °	0
11	11 wt	11 wt	I <sub>11</sub> sin11 wt	11 wt+240 °	11 wt+120°	0	11 wt+180°	11 ot	11wt+180°	0
13	1300	13001	I <sub>13</sub> sin13 wt	13wt+240°	13@t+120°	0	13 wt+180°	13 cot	13wt+180°	0
17	17wt	17wt+180°	0	17wt	17 wt	Insin17cot	17wt+270°	17wt+180°	17 wt + 90 °	0
19	19wt	19wt+180°	0	19wt	19 <i>cot</i>	I <sub>1</sub> sin19w	1900t+270°	19wt+180°	19wt+90°	0
23	23 wt	23 wt	I23sin23 wt	23 wt+120°	23wt+240°	0	23 cot	23 wt	23 wt	I23sin23 wt
25	25 wt	25 wt	I25sin25wt	25 wt+120°	25 wt+240°	0	25 wt	25 wt	25 wt	I25sin25wt
29	29 wt	29 wt+180°	0	29 cot+240 °	29@t+120°	0	29 wt+90°	29wt+180°	29wt+270°	0
31	31 wt	31 wt+180°	0	31 wt+240°	31 wt+120°	0	31 wt+90°	31 wt+180 °	31 wt+270°	0
35	35 wt	35 cot	I3ssin35at	35 wt	35 cot	Issin35wt	35 wt+180°	35 ot	35 at+180°	0

 TABLE
 I

 HARMONIC CURRENTS AND THEIR PHASE ANGLES IN MULTI-LEVEL TRANSFORMERS

n - Harmonic order

 $\angle$  - Phase angle of harmonic currents

 $20^{\circ}$  phase shift between any two adjacent windings is used. The secondary currents can be written as

$$i_{a1} = \sum_{n=1, 5, 7, 11, 13, \dots}^{\infty} I_n \sin(n\omega t);$$
  
$$i_{a2} = \sum_{n=1, 5, 7, 11, 13, \dots}^{\infty} I_n \sin n(\omega t + 20^\circ);$$

and

$$i_{a3} = \sum_{n=1, 5, 7, 11, 13, \dots}^{\infty} I_n \sin n(\omega t + 40^\circ).$$
 (6)

Following the same procedures discussed above, the line current can be calculated by

$$i_A = i'_{a1} + i'_{a2} + i'_{a3} \tag{7}$$

where

$$i'_{a1} = \frac{1}{3} (i_{a1})$$

$$i'_{a2} = \frac{1}{3} \left[ \sum_{n=1,7,13,\dots}^{\infty} I_n \sin(n\omega t + n \times 20^\circ - 20^\circ) + \sum_{n=5,11,17,\dots}^{\infty} I_n \sin(n\omega t + n \times 20^\circ + 20^\circ) \right]$$

$$i'_{a3} = \frac{1}{3} \left[ \sum_{n=1,7,13,\dots}^{\infty} I_n \sin(n\omega t + n \times 40^\circ - 40^\circ) + \sum_{n=5,11,17,\dots}^{\infty} I_n \sin(n\omega t + n \times 40^\circ + 40^\circ) \right]. \quad (8)$$



Fig. 3. Block diagram of proposed four-level rectifier.

The first term on the right hand side of (8) represents all the positive-sequence harmonic currents while the second term denotes the negative-sequence harmonic currents. According to (8), the harmonic currents and their phase angles are calculated/given in Table I. It can be seen that in the three-level rectifier, four dominant current harmonics (fifth, seventh, 11th, and 13th) are eliminated and they do not appear in the line current  $i_A$ .

#### C. Four-Level Buck Converter Based Rectifier

The harmonic content of the line current  $i_A$  in the four-level rectifier shown in Fig. 3 is calculated and listed in Table I as well. It can be seen that the line current does not contain any current harmonics whose order is lower than 23rd. As a result, the line current is close to sinusoidal with little distortion. The



Fig. 4. Typical switching pattern and definition of gating angle  $\alpha$  and duty cycle D.

performance of this rectifier will be analyzed in detail in the following sections.

Generally speaking, both three-level and four-level rectifiers shown in Figs. 2 and 3 can satisfy the stringent harmonic requirements specified by the IEEE Standards 519-1992 without using additional line filters. The number of levels is mainly determined by the voltage rating of the utility supply and the switching devices as well as the manufacturing cost of the rectifier. For example, with the utility line-to-line voltage of 7200 V, the average dc output voltage of the rectifier is 9720 V. Assuming that the GTO devices used in the buck converter are rated at 4500 V and the voltage safety margin for the rectifier is 1.8, the use of the four-level rectifier would give a voltage margin of 1.85 (4500 V  $\times$  4/9720 V). We also consider to use the three-level design but the voltage rating of the switching device has to increase. The use of 6000 V devices can also achieve the voltage margin of 1.8. The design engineer in this case has to calculate the manufacturing cost of the two designs and then determine which one should be selected for construction.

# **III. SWITCHING PATTERN**

#### A. Typical Switching Pattern

Fig. 4 illustrates a typical switching pattern proposed for the GTO device  $T_1$  in the four-level rectifier, where  $V_{an1}$ ,  $V_{bn1}$  and  $V_{cn1}$  are the phase voltages of the transformer secondary winding;  $V_{d1}$  is the dc output voltage of the diode rectifier with the dc filter capacitor  $C_1$  disconnected, and  $V_{g1}$  is the gate signal for  $T_1$ . The definition of GTO gating angle  $\alpha$  and duty cycle D is also shown in Fig. 4. The gating signal for GTOs used in the other three buck converters is exactly the same except a 15° phase shift among each other, which is also the phase shift between the secondary windings of the transformer.

# B. Switching Frequency 360 Hz

The switching frequency of high power switching devices is usually limited by the device switching characteristics. For GTO thyristors, it is typically around several hundred Hertz. An added advantage of using low switching frequencies is the low switching losses. For the multi-level configuration, it is possible to design a switching pattern with a low switching frequency for each GTO thyristor while the equivalent switching frequency at the output of the multi-level rectifier could be increased.



Fig. 5. Simulated waveforms at a switching frequency of 360 Hz.

Let's assume that the switching frequency of GTO thyristors is 360 Hz, which is also the frequency of the ripple voltage at the output of the diode rectifiers. This arrangement makes it possible for GTO switching to be synchronized with the ac input voltage of the diode rectifiers. Fig. 5 shows simulated waveforms when the buck converter operates at 360 Hz with a gating angle of 30° and duty cycle of 40% and 90%, respectively. The rectifier input current  $I_{a1}$  has two humps per half cycle, a typical waveform produced by the diode rectifier with a dc filter capacitor. The harmonic content of  $I_{a1}$  is also illustrated in Fig. 5. Although the rectifier input current  $I_{a1}$  is rich in harmonics, the line current  $I_A$  is nearly sinusoidal, in which the lowest order harmonic current is 23rd.

The current flowing through  $T_1$  is also shown in Fig. 5. The GTO currents in the other three converters have exactly the same waveshape as  $I_{T1}$  except a phase shift of 15° between any two adjacent buck converters. As a result, the switching frequency that the load sees is 1440 Hz (360 Hz × 4). The relatively high switching frequency makes the dc choke size small and thus improves system dynamic performance.

#### C. Other Switching Frequency

Simulation results when the buck converter operates at 180 Hz and 400 Hz are shown in Fig. 6. With a switching frequency of 180 Hz, the input current of the diode rectifier  $I_{a1}$  is no longer quarter-wave symmetrical, producing even harmonic currents such as 2nd and 4th. These harmonic currents cannot be canceled by the multi-winding transformer. Fig. 6(b) shows the simulated waveforms when the buck converter has a switching frequency of 400 Hz. Since the operation of the buck converter at this



Fig. 6. Simulated results at switching frequencies of 180 Hz and 400 Hz (D = 66.7%).



Fig. 7. Simulated results at switch frequencies of 360 Hz and 720 Hz (D = 66.7%).

frequency cannot be synchronized with the diode rectifier input voltage, the rectifier input current  $I_{a1}$  is not periodical, which produces noncharacteristic (noninteger) harmonics (e.g., 20 Hz and 100 Hz components as shown in the figure). The frequency of noncharacteristic harmonics could be lower than the fundamental, and therefore it is usually difficult to eliminate them.

The simulated waveforms when the buck converter operates at 360 Hz and 720 Hz are given in Fig. 7(a) and (b), respectively. It can be observed that i) the waveforms of the line current  $i_A$  at the switching frequency of 360 Hz and 720 Hz are almost identical and ii) the waveforms and harmonic content of the rectifier input current  $i_{a1}$  are very close. This is due to the fact that the  $i_{a1}$  waveform is mainly determined by the size of the line reactor and dc link capacitor as well as the average value of the dc voltage. Therefore, the GTO switching frequency has little effect on the waveforms of  $i_A$  or  $i_{a1}$ .

It should be pointed out that the increase of the switching frequency from 360 Hz to 720 Hz does not double the equivalent switching frequency of the dc output voltage  $V_{dc}$ . As mentioned earlier, the GTO gate signals in the four-level rectifier should be 15° out of phase in order to maintain a balanced operation. When the GTO operates at 360 Hz, its switching period is 1/360seconds, which is equal to  $60^{\circ}$  interval of the line frequency of 60 Hz. The four GTO devices in the buck converter will be gated on one by one every 15°, resulting in an equivalent switching frequency of 1440 Hz at the rectifier output. With the GTO operating at 720 Hz, its switching period is equal to 30° interval of the line frequency. Since the GTO's should be turned on every 15°, two devices have to be gated on and off simultaneously, resulting in an equivalent switching frequency of 1440 Hz (720 Hz  $\times$  2). In addition, the 700 Hz operation also generates higher voltage ripples in  $V_{dc}$ , which is not desirable. It can be concluded from the above analysis that the switching frequency of 360 Hz is suitable for use in the proposed multi-level rectifiers.

It is interesting to note that the amplitude of the 5th and 7th harmonic currents in  $i_{a1}$  when the GTO operates at 360 Hz is negligibly higher than that shown in Fig. 7(b) whereas the amplitude of the 11th and 13th harmonic currents generated by the 720 Hz operation is negligibly higher than that shown in Fig. 7(a). This phenomenon supports our earlier claim that the GTO switching frequency has little effect on the waveforms of  $i_{a1}$  or  $i_A$ .

#### IV. LINE CURRENT THD AND POWER FACTOR

# A. Line Current THD

The line current THD is one of the important system specifications. The level of the line current distortion is related to the line inductance, duty cycle of the buck converter, loading conditions, etc. The line inductance exhibits a high impedance for harmonic currents. The larger the line inductance, the lower the input current THD. In most cases the line inductance including the transformer leakage inductances, if any, is in the range of  $0.05 \sim 0.15$  per unit.

Fig. 8 shows the THD of the line current versus duty cycle D with load resistance as a parameter. The line current THD decreases with the duty cycle as well as the load resistance. The THD at the rated load is less than 2%, suggesting that the line current is virtually sinusoidal. It should be pointed out that the line inductance used in simulation is only 0.05 pu, which is considered the worst case. The THD can be further reduced with a larger line inductance. The simulation also reveals that the value of the dc capacitor has little effects on the line current distortion, and therefore the simulation results are not presented here.

#### B. Input Power Factor

The input power factor is defined as

$$PF = DF \cdot DPF = \frac{1}{\sqrt{1 + THD^2}} \cdot \cos\varphi \qquad (9)$$

where

$$DF = \frac{1}{\sqrt{1 + THD^2}}$$
 (Distortion Factor); (10)



Fig. 8. Line current THD versus duty cycle D.



Fig. 9. Input power factor versus duty cycle  $D \ (C = 0.5 \ {\rm pu}, L_{line} = 0.05 \ {\rm pu}).$ 

 $DPF = \cos \varphi$  (Displacement Power Factor); and (11)

 $\varphi$ —phase displacement between the fundamental components of the line voltage and current.

Based on the above definition, the input power factor of the proposed four-level rectifier is calculated and presented in Fig. 9. This figure illustrates that the input power factor is mainly associated with the duty cycle. The worst case occurs at duty cycle of 100%, at which the power factor is still considered high (96.7%). This figure also indicates that the loading of the rectifier has little effect on its power factor, which is a desirable feature.

#### V. DESIGN CONSIDERATIONS

When designing the proposed multi-level rectifier, one should address a number of design considerations. One of the considerations is the dc voltage ripple and its relationship with system parameters. Another is the line inductance discrepancy and its effect on the current harmonic distortion. Other considerations such as gating angle selection and secondary winding THD will also be explored.

# A. Capacitor Voltage Ripple

The dc capacitor at the diode rectifier output terminals is used to reduce dc voltage ripples. In order to minimize the manufacturing cost, the size of the dc capacitor should be optimized. The dc ripple voltage  $\Delta V_C$  is also affected by a number of other system parameters such as ac line inductances (including transformer leakage inductances), duty cycle of the buck converter and loading conditions. Since this is a rather complex problem, computer simulations are carried out to assist the analysis. The simulation results are presented in Fig. 10.

Fig. 10(a) shows the effects of switching duty cycle on the capacitor voltage ripple with the dc capacitor as a parameter. The ripple voltage  $\Delta V_C$  is a nonlinear function of the duty cycle D. The maximum ripple voltage occurs at the duty cycle of 66.7%. This figure also shows that the ripple voltage can be decreased by increasing the dc capacitor. A substantial amount of ripple voltage reduction can be achieved when the dc capacitor is increased from 0.5 pu to 1.0 pu. The voltage ripple  $\Delta V_C$  as a function of the line inductance is shown in Fig. 10(b). It can be observed that an increase in the line inductance can reduce the dc ripple voltage, especially when a small size dc capacitor is used.

As mentioned earlier, the proposed rectifier is primarily developed for use in current source based ac motor drives. When the motor operates at a reduced speed with rated torque, its stator voltage is reduced while the stator current is rated. Under this operating condition, the rectifier output voltage is reduced whereas its dc current remains rated. This implies that the equivalent load resistance R can be less than one per unit. The curves shown in Fig. 10(c) take this operating condition into account. The dc ripple voltage  $\Delta V_C$  is a function of the dc current as well as the dc load resistance. When the dc resistance decreases from 1.0 pu to 0.5 pu, the ripple voltage increases from about 24% to 40% at the rated dc current. The substantial increase in  $\Delta V_C$ should be considered when the rectifier is designed for use in ac motor drives.

#### B. Gating Angle

Further investigation is carried out to study the relationship between the GTO gating angle  $\alpha$  and line current THD. The simulation reveals that the gating angle  $\alpha$  has little effect on the line current THD. For example, when the buck converter operates at 360 Hz with various gating angles, the simulated waveforms and their corresponding harmonic spectra are very close to those given in Fig. 5. No substantial differences are observed, and therefore these waveforms are not provided here. However, the above stated phenomenon does not necessarily mean that the GTO gating pulses do not have to be synchronized with the utility line voltage. Without synchronization, sub-harmonic currents may be generated by the multilevel rectifier.

# C. Harmonic Currents in Secondary Winding

The harmonic content of the current in the transformer secondary windings is mainly associated with the dc capacitor size and switching duty cycle. Fig. 11 illustrates the effect of the dc



Fig. 10. Relationship between dc voltage ripple and other system parameters.

capacitor on the secondary winding current THD. It can be seen that for a given duty cycle, the smaller the size of the dc capacitor, the higher the THD value. The curves given in Fig. 12 provide a guidance for the transformer design.

#### D. Effects of Line Inductance Discrepancies

It is well know that the line inductance of the utility supply, to which the proposed rectifier is connected, may be variable and unbalanced. The leakage inductances of the multi-winding transformer may also be unbalanced due to the zigzag winding connection. In this section, the effect of the leakage inductance discrepancies on total harmonic distortion of the line current is investigated.

Fig. 12(a) shows the simulated waveforms of the proposed rectifier where the leakage inductance of Level-1 secondary winding is reduced by 25% while the leakage inductances of the other three secondary windings remain unchanged. The unbalanced leakage inductances make the winding currents ( $I_{a1}$  and  $I_{a2}$ ) as well as their harmonic contents unbalanced. As a result, the low order harmonic currents such as 5th and 7th,



Fig. 11. Transformer secondary winding current THD versus duty cycle D (R = 1.0 pu,  $L_{line} = 0.05$  pu).

which should be canceled by a balanced transformer, appear in the line current  $I_A$ . Fig. 12(b) shows the simulated waveforms



(b)  $\Delta L_1 = +25\%$ 

Fig. 12. Effects of line inductance discrepancy on line current  $I_A$  (D = 66.7%).



Fig. 13. Relationship between the line current THD and discrepancy of leakage inductance (C = 0.5 pu, R = 1.0 pu).

when the leakage inductance of Level-1 secondary winding has a 25% increase. Low order harmonics start to appear due to the unbalanced operation.

Fig. 13 shows the relationship between the line current THD and the discrepancy in the leakage inductance. Obviously, the total harmonic distortion reaches the minimum when the transformer leakage inductance is balanced. Therefore, efforts should be made in minimizing the leakage inductance discrepancies when the transformer is designed.

#### VI. EXPERIMENTAL RESULTS

A 5 kVA/208 V prototype system with a four-secondary-winding (52 V × 4) transformer is built. The control and the gating pulse generation for the prototype rectifier are implemented by using a TMS320C31 based DSP board. The dc capacitor is 1.0 pu and the load resistance is 1.0 pu. The measured waveforms of the rectifier with the duty cycle of 40% and 90% are shown in Figs. 14 and 15, respectively, where  $V_A$ and  $I_A$  are the rectifier input phase voltage and line current,  $V_{a1}$  and  $I_{a1}$  are the voltage and current in the transformer secondary winding. Also included in the figures are the dc capacitor voltage  $V_{c1}$ , the GTO device current  $I_{T1}$ , the output dc voltage of the multi-level rectifier  $V_{dc}$  and the dc voltage of Level-1 buck converter  $V_{dc1}$ . The measured waveforms are in a good agreement with the simulated ones given in Fig. 5. In



Fig. 14. Experimental results with 40% switching duty cycle.

addition, it can be observed from measured waveforms that the input current is nearly sinusoidal and the power factor is close to unity. The theoretical analysis is verified.

In order to demonstrate the effects of transformer leakage inductance discrepancies, external air-core inductors are connected in series with the transformer secondary windings such that the equivalent leakage inductance of the secondary windings can be increased or decreased. Fig. 16 shows the experimental results when the leakage inductance of Level-1 secondary winding  $(L_1)$  is increased and decreased by 25%, while other system parameters remain unchanged. It can be seen that the unbalanced leakage inductances make the secondary winding currents,  $I_{a1}$  and  $I_{a2}$ , unbalanced. As a result, the harmonic currents in the primary winding cannot be canceled, producing the distorted line current  $I_A$ . The experimental waveforms are similar to the simulated ones given in Fig. 12.

#### VII. CONCLUSIONS

A novel multi-level current source rectifier for medium voltage (4160–7200 V) applications is proposed. Important design issues such as switching pattern, switching frequency, input power factor and line current harmonic distortion are investigated. A number of designs considerations including the size of dc capacitor and the effect of unbalanced transformer parameters are discussed. Some of the useful results are plotted for the designer to use. The rectifier has two main



Fig. 15. Experimental results with 90% switching duty cycle.

features: high input power factor and low current harmonic distortion. In addition, the rectifier does not have GTO voltage sharing problems nor line side LC resonant problems. These features make the proposed rectifier very attractive in medium voltage applications. Laboratory experiments on a 5 kVA DSP controlled four-level prototype are carried out to verify the theoretical analysis.

# APPENDIX I PHASE SHIFT OF HARMONIC CURRENTS IN THREE-PHASE TRANSFORMERS

The main purpose of this appendix is to investigate the phase shift of harmonic currents in the transformer primary and secondary windings. It is the phase shift in multi-winding transformers that makes it possible to cancel some harmonic currents produced by the nonlinear load of the transformer.

The circuit diagram of a  $\Delta/Y$  connected three-phase transformer is shown in Fig. 17. It is assumed that the transformer is ideal and its load is three-phase balanced. The phasor diagram shown in the figure indicates that the secondary line-to-line voltage  $V_{ab}$  leads the primary line-to-line voltage  $V_{AB}$  by an angle  $\phi$ , which is 30° in this case.

Assuming that a three-phase nonlinear load, such as a diode or SCR rectifier, is connected to the transformer secondary



Fig. 16. Experimental waveforms with unbalanced transformer leakage inductances (D = 90%).

winding, the secondary currents  $(i_a, i_b \text{ and } i_c)$  will be distorted, but they will not contain even or triplen harmonics, that is,

$$i_{a} = I_{1} \sin \omega t + I_{5} \sin 5\omega t + I_{7} \sin 7\omega t + I_{11} \sin 11\omega t + I_{13} \sin 13\omega t + \cdots$$
(A1)  
$$i_{b} = I_{1} \sin \omega t + I_{5} \sin 5(\omega t - 120^{\circ}) + I_{7} \sin 7(\omega t - 120^{\circ}) + I_{11} \sin 11(\omega t - 120^{\circ}) + I_{13} \sin 13(\omega t - 120^{\circ}) + \cdots$$
(A2)  
$$i_{c} = I_{1} \sin \omega t + I_{5} \sin 5(\omega t - 240^{\circ}) + I_{7} \sin 7(\omega t - 240^{\circ}) + I_{11} \sin 11(\omega t - 240^{\circ}) + I_{13} \sin 13(\omega t - 240^{\circ}) + \cdots$$

where  $I_n$  is the amplitude of *n*th harmonic, n = 1, 3, 5, 7, 11, 13...

Assuming that the magnitude of the secondary line-to-line voltage  $V_{ab}$  is the same as that of the primary line-to-line voltage, the turns ratio of the transformer is  $N_1/N_2 = \sqrt{3}$ . According to the connection diagram shown in Fig. 17, the line current  $i_A$  can be calculated by

$$i_A = i'_a - i'_c \tag{A4}$$

where  $i'_a$  and  $i'_c$  are the secondary currents  $i_a$  and  $i_c$  referred to the primary winding, respectively. The referred primary currents



Fig. 17. Transformer connection diagram.

can be expressed as

$$i'_{a} = \frac{1}{\sqrt{3}} (I_{1} \sin \omega t + I_{5} \sin 5\omega t + I_{7} \sin 7\omega t + I_{11} \sin 11\omega t + I_{31} \sin 13\omega t + \cdots)$$
(A5)  
$$i'_{c} = \frac{1}{\sqrt{3}} \{I_{1} \sin(\omega t - 240^{\circ}) + I_{5} \sin 5(\omega t - 240^{\circ}) + I_{7} \sin 7(\omega t - 240^{\circ}) + I_{11} \sin 11(\omega t - 240^{\circ}) + I_{13} \sin 13(\omega t - 240^{\circ}) + \cdots) \}$$
$$= \frac{1}{\sqrt{3}} \{I_{1} \sin(\omega t - 240^{\circ}) + I_{5} \sin(5\omega t - 120^{\circ}) + I_{7} \sin(7\omega t - 240^{\circ}) + I_{11} \sin(11\omega t - 120^{\circ}) + I_{13} \sin(13\omega t - 240^{\circ}) + \cdots) \}.$$
(A6)

The final expression for the line current  $i_A$  is

$$i_{A} = i'_{a} - i'_{c}$$
  
=  $I_{1} \sin(\omega t - 30^{\circ}) + I_{5} \sin(5\omega t + 30^{\circ})$   
+  $I_{7} \sin(7\omega t - 30^{\circ}) + I_{11} \sin(11\omega t + 30^{\circ})$   
+  $I_{13} \sin(13\omega t - 30^{\circ}) + \cdots$  (A7)

According to (A7), the following can be concluded:

- a) The amplitude of the fundamental component  $I_1$  of line current  $i_A$  is the same as that of  $i_a$  in the secondary winding. This is achieved by an appropriate turns ratio that makes the secondary line-to-line voltage equal to the primary line-to-line voltage.
- b) All the positive-sequence current components  $(I_1, I_7, I_{13}, ...)$  of the line current  $i_A$  lags their corresponding positive-sequence current components in  $i_a$  by a phase angle  $\phi$  whereas all the negative-sequence current components  $(I_5, I_{11}, ...)$  in  $i_A$  leads their counterparts in the secondary winding by the same angle  $\phi$ , where  $\phi$  is the phase shift between the secondary and primary voltage, that is,  $\phi = \angle V_{ab} \angle V_{AB}$ . This phase shift is solely dependent on the transformer winding connection.
- c) In multi-level converters using a multi-winding transformer, it is the phase shift  $\phi$  that makes it possible to cancel some harmonic currents generated by the nonlinear load. Refer to Table I for details.

#### APPENDIX II

# PER UNIT SYSTEMS IN THE PROPOSED MULTI-LEVEL RECTIFIER

In order to facilitate the analysis and design of the multi-level rectifier, four per unit systems are employed in the paper: line



side, load side, diode rectifier input side, and diode rectifier output side per unit systems. Assuming that the level number, the rated power, rated line-to-line voltage and rated frequency of the multi-level rectifier are m, S, V and f respectively, the base values for the per unit systems can be calculated as follows. 1. Line side base values

$$S_B = S$$

$$V_B = \frac{V}{\sqrt{3}}$$

$$I_B = \frac{S_B}{3 \times V_B} = \frac{S}{\sqrt{3} \times V}$$

$$Z_B = \frac{V_B}{I_B} = \frac{V^2}{S}$$

$$L_B = \frac{Z_B}{2\pi f} = \frac{V^2}{S \times 2\pi f}$$

$$C_B = \frac{1}{Z_B \times 2\pi f} = \frac{S}{V^2 \times 2\pi f}.$$

2. Load side base values

$$P_B = S$$

$$V_B = \frac{3\sqrt{2}}{\pi} \times V = 1.35V$$

$$I_B = \frac{S_B}{V_B} = \frac{S}{1.35 \times V}$$

$$R_B = \frac{V_B}{I_B} = \frac{1.35^2 \times V^2}{S}$$

$$L_B = \frac{V^2}{S \times 2\pi f}$$

$$C_B = \frac{S}{V^2 \times 2\pi f}.$$

3. Diode rectifier input side base values

$$S_{b} = \frac{S}{m}$$

$$V_{b} = \frac{V}{m \times \sqrt{3}}$$

$$I_{b} = \frac{S_{b}}{3 \times V_{b}} = \frac{S}{\sqrt{3} \times V}$$

$$Z_{b} = \frac{V_{b}}{I_{b}} = \frac{V^{2}}{m \times S}$$

$$L_{b} = \frac{Z_{b}}{2\pi f} = \frac{V^{2}}{m \times S \times 2\pi f}$$

$$C_{b} = \frac{1}{Z_{b} \times 2\pi f} = \frac{m \times S}{V^{2} \times 2\pi f}$$

4. Diode rectifier output side base values

$$P_{b} = \frac{S}{m}$$

$$V_{b} = \frac{3\sqrt{2}}{\pi} \times \frac{V}{m} = \frac{1.35 \times V}{m}$$

$$I_{b} = \frac{P_{b}}{V_{b}} = \frac{S}{1.35 \times V}$$

$$R_{b} = \frac{V_{b}}{I_{b}} = \frac{1.35^{2} \times V^{2}}{m \times S}$$

$$L_{b} = \frac{V^{2}}{m \times S \times 2\pi f}$$

$$C_{b} = \frac{m \times S}{V^{2} \times 2\pi f}.$$

#### REFERENCES

- P. Espelage, J. Nowak, and L. Walker, "Symmetrical GTO current source inverter for wide speed range control of 2300 to 4160 Volt, 350 to 7000 Hp, induction motors," in *Proc. IEEE IAS Annu. Meeting*, 1988, pp. 302–307.
- [2] F. DeWinter and B. Wu, "Medium voltage motor harmonic heating, torques and voltage stress when applied on VFDS," in *IEEE PCIC Conf. Rec.*, 1996, pp. 136–139.
- [3] D. Rice, "A detailed analysis of six-pulse converter harmonic currents," in *IEEE PCIC Conf. Rec.*, 1992, pp. 153–163.
- [4] N. Zargari, Y. Xiao, and B. Wu, "A multi-level thyristor rectifier with improved power factor," in *Proc. IEEE IAS Annu. Meeting*, 1996, pp. 967–972.
- [5] M. Iwahori and K. Kousaka, "Three-phase current source rectifier adopting New PWM control techniques," in *Proc. IEEE IAS Annu. Meeting*, 1989, pp. 855–860.
- [6] H. Karshenas, H. Kojori, and S. B. Dewan, "Generalized techniques of selective harmonic elimination in current source inverters/converters," *IEEE Trans. Ind. Applicat.*, vol. 31, pp. 566–573, 1995.
- [7] N. Zargari, Y. Xiao, and B. Wu, "A PWM-CSI-based vector controlled medium voltage ac drive with sinusoidal input and output waveforms," in *Proc. IEEE IAS Annu. Meeting*, 1997, pp. 768–774.
- [8] R. Itoh, "Stability of induction motor drive controlled by current source inverter," *Proc. Inst. Elect. Eng. B*, pt. B, vol. 136, no. 2, pp. 83–88, 1989.
- [9] R. Quirt, "Voltages to ground in load commutated inverters," *IEEE Trans. Ind. Applicat.*, vol. 24, pp. 526–530, 1988.
- [10] B. Wu and F. DeWinter, "Voltage stress on induction motor in medium voltage (2300 V to 6900 V) PWM GTO CSI drives," *IEEE Trans. Power Electron.*, vol. 12, pp. 213–220, 1997.



Michael Lan Zhang received the B.Sc. degree in electrical engineering from Tsinghua University, Beijing, China, in 1993 and the M.A.Sc. degree in electrical and computer engineering from the University of Teesside, Cleveland, U.K., in 1999.

Since 2000, he has been with Honeywell Canada, Inc., where he is working on system engineering.



**Bin Wu** received the M.A.Sc. and Ph.D. degrees in electrical and computer engineering from the University of Toronto, Toronto, ON, Canada, in 1989 and 1993, respectively.

After being with Rockwell Automation Canada as a Senior Engineer, he joined Ryerson Polytechnic University. His research interests include power converter topologies, motor drives, advanced control algorithms, and DSP/FPGA applications.

Dr. Wu received the Gold Medal of the Governor General of Canada and the Premier's Research Ex-

cellence Award. He is a Registered Professional eEngineer in the Province of Ontario.



Yuan Xiao received the B.Sc. and M.Sc. degrees in electrical engineering from Xi'an Jiaotong University, Xian, China, in 1982 and 1985, respectively, the M.A.Sc. degree from the University of Toronto, Toronto, ON, Canada, in 1993, and the Ph.D. degree from the University of Teesside, Cleveland, U.K., in 1998.

Since 1996, he has been with the Medium Voltage R&D Department, Rockwell Automation Canada, Inc., Cambridge, ON, Canada, where he is working on high-power converters for ac drives. His areas of

interest include high-power converter design, modeling, and analysis.

**Frank A. DeWinter** (SM'00) received the B.Sc. degree in electrical engineering from the University of Alberta, Edmunton, AL, Canada, in 1980.

He is the Business Unit Manager for medium voltage drives and was previously the Director of Research and Development of medium voltage drives. Both of these were at Rockwell Automation, Cambridge, ON, Canada. He has co-authored over 30 papers on harmonics, application, and the design of medium voltage drives.

Mr. DeWinter is a member of the PCIC executive committee and was the Conference Chairman of the 2001 PCIC conference in Toronto. He is a registered professional engineer in the province of Ontario.

**Reza Sotudeh** received the B.Sc. (with honors) and Ph.D. degrees in electronics and computer engineering from the University of Sunderland, U.K., in 1981 and 1984, respectively.

He is currently Head of the Department of Electronic, Communication and Electrical Engineering, University of Hertfordshire, U.K. He is also an Adjunct Professor to the Department of Electrical and Computer Engineering, Ryerson Polytechnic University, Toronto, ON, Canada. His research interests are in the areas of application of microelectronics to power engineering problems, computer architecture, high-speed computer buses, and media processing.

Dr. Sotudeh is a Chartered Engineer in the U.K., a member of the IEE (UK), and a Fellow of the Royal Society for Arts, Commerce, and Manufacturing.